| ADC應(yīng)用中的RCL濾波電路設(shè)計(jì) | |
| 所屬分類：電路圖 | |
| 上傳者：hathaway | |
| 文檔大小：308 K | |
| 標(biāo)簽： 信號(hào)調(diào)理 | |
| 所需積分：0分積分不夠怎么辦？ | |
| 文檔介紹：Last-stage interfaces to high-speed converters typically have included a simple RC filter as both a noise bandwidth limiting stage and a way to provide a path (through the capacitor) to absorb the sampling glitch coming out of the converter. This simple interface is proving increasingly inadequate as converter SNRs and input analog bandwidths continue to increase. A simple 2ndorder RLC filter can provide both lower noise power bandwidth and more aggressive attenuation of the 3rd-order harmonic distortion at the high end of the analog input range. | |
| 現(xiàn)在下載 | |
| VIP會(huì)員，AET專家下載不扣分；重復(fù)下載不扣分，本人上傳資源不扣分。 | |
Copyright ? 2005-2024 華北計(jì)算機(jī)系統(tǒng)工程研究所版權(quán)所有 京ICP備10017138號(hào)-2