DM642評估模塊（EVM）是一種基于TMS320C642DSP的低成本高性能的視頻和影像開發(fā)平臺，旨在迅速實現(xiàn)多通道，多種格式數(shù)碼相機和其他面向未來應(yīng)用的應(yīng)用開發(fā)套件。
基本特點：
Tms320dm642是TI公司C6000系列DSP中最新的定點DSP，其核心是C6416型高性能數(shù)字信號處理器，具有極強的處理性能，高度的靈活性和可編程性，同時外圍集成了非常完整的音頻、視頻和網(wǎng)絡(luò)通信等設(shè)備及接口，特別適用于機器視覺、醫(yī)學(xué)成像、網(wǎng)絡(luò)視頻監(jiān)控、數(shù)字廣播以及基于數(shù)字視頻/圖像處理的消費類電子產(chǎn)品等高速DSP應(yīng)用領(lǐng)域。
方案特點：
Developed in conjunction with Spectrum Digital, this PCI form factor EVM includes the necessary components to enable you to:
Start application software development immediately
Understand DSP functionality for video experts
Build video, audio & internet streaming functionality into existing designs
Simplify overall system design
Differentiate your product with cutting edge software
Design for flexibility to respond to evolving standards
Supported by award winning eXpressDSP host tools and target software, users have the unique ability to quickly and easily integrate eXpressDSP-compliant algorithms from over one hundred TI third parties into the included starterware to accelerate completion of your evaluation and development of digital media solutions.
DM642 EVM Hardware features:
DSP & Memory
720 Mhz DM642 DSP
4 MBytes Flash, 32 MB of 133 MHz SDRAM and 256 kbit I2C EEPROM
Video Capture
3 Female RCA connectors for composite video input (NTSC, PAL)
1 Female S-Video connector for component (Y-C) video input (NTSC, PAL)
Video Display
TVP5150/5146 Video Decoder
3 Female RCA connectors (1 for composite video output, and 3 for RGB output or HDTV)
1 Female S-Video connector for RGB monitor output
1 Female 15-pin VGA connector for RGB monitor output
On-Screen Display support (OSD FPGA)
Audio
2 Channel Line In (stereo), 8kHz to 96 kHz sampling rate
2 Channel Line Out (stereo)
1 Microphone Input (mono)
Connectivity
Can be used as a PCI plug-in card or stand-alone with an external power supply brick (+5V)
10BASE-T or 100 Base-TX using single RJ-45 connector
Dual UART interface
Daughter card interface for video port and memory bus expansion
參考原理圖：
原理圖1
原理圖2
原理圖3
原理圖4
